"Frame Delay Through ATM Switches: MIMO Latency", ANSI T1A1.3/98-056, November 2-4, 1998.

This contribution addresses the problem of measuring frame latency in ATM switches. The frames consisting of several ATM cells may arrive with numerous gaps between cells. It is important that the gaps present in the input stream be not counted towards the switch's contribution to the frame delay. The proposed solution called "MIMO" (Message-In Message-Out) latency improves upon FILO (First-In Last-Out) latency commonly used for continuous frame technologies such as frame relay. Briefly, the MIMO latency is defined as the difference between FILO latency through the switch and that through an ideal switch. The definition and the discussion also apply to any network of switches as well.

Complete contribution in MS Word 97 (647,680 bytes) | Postscript (682,744 bytes) | Adobe Acrobat 3.0 (134,015 bytes) | text w/o figures (27,601 bytes)

Presentation slides in PostScript (527,353 bytes, 2 slides/page) | Adobe Acrobat 3.0 Format (180,607 bytes, 2 slides/page) | PKzip Compressed PostScript (63,935 bytes, 2 slides/page) | PostScript (259,198 bytes, 6 slides/page) | PostScript (706,099 bytes, 1 slide/page) | Adobe Acrobat 3.0 Format (263,189 bytes, 1 slide/page)

View presentation on-line


Back to the List of ANSI Contributions
Back to Arjan Durresi's home page